CSTS4896D Dual N-Ch 40V Fast Switching MOSFETs

CSTS4896D Features

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

CSTS4896D Product Summary

Green

BVDSS	RDSON	ID
40V	7.2mΩ	40A

CSTS4896D Applications

- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

CSTS4896D PDFN3333-8L Pin Configuration



CSTS4896D Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	±20	V
I_D@T_C=25℃	Continuous Drain Current, V_{GS} @ 10V[1]	40	A
I_D@T_C=100℃	Continuous Drain Current, V_{GS} @ 10V[1]	20	A
I_{DM}	Pulsed Drain Current[2]	180	A
EAS	Single Pulse Avalanche Energy[3]	26.1	mJ
I_{AS}	Avalanche Current	15	A
P_D@T_C=25℃	Total Power Dissipation[4]	43.6	W
T_{STG}	Storage Temperature Range	-55 to 150	℃
T_J	Operating Junction Temperature Range	-55 to 150	℃

CSTS4896D Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State)[1]	---	62	℃/W
$R_{\theta JC}$	Thermal Resistance Junction-Case[1]	---	2.8	℃/W

TEL: +86-0755-27595155 27595165
FAX: +86-0755-27594792
WEB:Http://www.ChipSourceTek.com
E-mail: Sales@ChipSourceTek.com Tony.Wang@ChipSourceTek.com

CSTS4896D Electrical Characteristics (T_J=25 ℃, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS}=0V , I_D=250uA	40	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance[2]	V_{GS}=10V , I_D=12A	---	7.2	9.5	mΩ
		V_{GS}=4.5V , I_D=10A	---	10.0	15	
$V_{GS(th)}$	Gate Threshold Voltage	V_{GS}=V_{DS} , I_D =250uA	1.35	---	3	V
I_{DSS}	Drain-Source Leakage Current	V_{DS}=32V , V_{GS}=0V , T_J=25℃	---	---	1	uA
		V_{DS}=32V , V_{GS}=0V , T_J=55℃	---	---	5	
I_{GSS}	Gate-Source Leakage Current	V_{GS}=±20V , V_{DS}=0V	---	---	±100	nA
R_g	Gate Resistance	V_{DS}=0V , V_{GS}=0V , f=1MHz	---	1.7	---	Ω
Q_g	Total Gate Charge (4.5V)	V_{DS}=20V , V_{GS}=4.5V , I_D=12A	---	5.8	---	nC
Q_{gs}	Gate-Source Charge		---	3	---	
Q_{gd}	Gate-Drain Charge		---	1.2	---	
$T_{d(on)}$	Turn-On Delay Time	V_{DD}=15V , V_{GS}=10V , R_G=3.3Ω I_D=1A	---	14.3	---	ns
T_r	Rise Time		---	5.6	---	
$T_{d(off)}$	Turn-Off Delay Time		---	20	---	
T_f	Fall Time		---	11	---	
C_{iss}	Input Capacitance	V_{DS}=15V , V_{GS}=0V , f=1MHz	---	690	---	pF
C_{oss}	Output Capacitance		---	193	---	
C_{rss}	Reverse Transfer Capacitance		---	38	---	

CSTS4896D Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current[1,5]	V_G=V_D=0V , Force Current	---	---	40	A
V_{SD}	Diode Forward Voltage[2]	V_{GS}=0V , I_S=1A , T_J=25℃	---	---	1	V

Note :
1.The data tested by surface mounted on a 1 inch^2 FR-4 board with 2OZ copper.
2.The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%
3.The EAS data shows Max. rating . The test condition is V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=31A
4.The power dissipation is limited by 150℃ junction temperature
5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CSTS4896D Typical Characteristics



Fig.1 Typical Output Characteristics



Fig.2 On-Resistance vs G-S Voltage



Fig.3 Source Drain Forward Characteristics



Fig.4 Gate-Charge Characteristics



Fig.5 Normalized $V_{GS(th)}$ vs T_J



Fig.6 Normalized R_{DSON} vs T_J

TEL: +86-0755-27595155 27595165
FAX: +86-0755-27594792
WEB:Http://www.ChipSourceTek.com
E-mail: Sales@ChipSourceTek.com Tony.Wang@ChipSourceTek.com



Fig.7 Capacitance



Fig.8 Safe Operating Area



Fig.9 Normalized Maximum Transient Thermal Impedance

CSTS4896D Dual PDFN3X 3 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
θ	--	10°	12°
M	*	*	0.15
* Not Specified			

Notes:
1. Refer to JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion.

TEL: +86-0755-27595155 27595165
FAX: +86-0755-27594792
WEB:Http://www.ChipSourceTek.com
E-mail: Sales@ChipSourceTek.com Tony.Wang@ChipSourceTek.com