Service Hotline: 13823761625

Support

Contact Us

You are here:Home >> Support >> Technology

Technology

Influence of Integrated Circuits on EMI Design

Time:2022-10-03 Views:1731
    EMC design usually uses various control technologies. Generally speaking, the closer to the EMI source, the lower the cost of realizing EM control. The integrated circuit chip on the PCB is the main energy source of EMI. Therefore, if we can deeply understand the internal characteristics of the integrated circuit chip, we can simplify the EMI control in PCB and system level design.
    When considering EMI control, design engineers and PCB design engineers should first consider the selection of IC chips. Some characteristics of integrated circuits, such as package type, bias voltage and chip: process technology (such as CMoS, ECI, knife 1), have a great impact on electromagnetic interference. The following will focus on the impact of IC on EMI control.

Source of integrated circuit EMl
    The sources of integrated circuit EMI in PCB mainly include: EMl signal voltage and signal current caused by square wave signal frequency generated at the output end during the conversion of digital integrated circuit from logic high to logic low or from logic low to logic high, electric field and magnetic field chip‘s own capacitance and inductance.
    The square wave generated at the output of the integrated circuit chip contains sinusoidal harmonic components with a wide range of frequencies, which constitute the EMI frequency components concerned by engineers. The highest EMI frequency is also called EMI transmission bandwidth, which is a function of signal rise time (not signal frequency).
    The formula for calculating EMI transmission bandwidth is: f=0.35/Tr
    Where, the factory is the frequency, in GHz; 7r is the signal rise time or fall time, in ns.
    From the formula, we can see that if the switching frequency of the circuit is 50MHz and the rise time of the integrated circuit chip is 1ns, the maximum EMI transmission frequency of the circuit will reach 350MHz, which is far greater than the switching frequency of the circuit. If the rise time of the sink is 5 ribs Fs, the maximum EMI transmission frequency of the circuit will be as high as 700MHz.
    Each voltage value in the circuit corresponds to a certain current, and each current also has a corresponding voltage. When the output of IC is converted from logic high to logic low or logic low to logic high, these signal voltages and signal currents will generate electric fields and magnetic fields, and the highest frequency of these electric fields and magnetic fields is the transmission bandwidth. The strength of electric field and magnetic field and the percentage of external radiation are not only functions of the signal rise time, but also depends on the control of the capacitance and inductance on the signal channel between the signal source and the load point. Therefore, the signal source is located in the sink of the PCB, while the load is located in other ICs, which may or may not be on the PCB. In order to effectively control EMI, it is not only necessary to focus on sinks; The capacitance and inductance of the chip itself also need to pay attention to the capacitance and inductance on the PCB.
    When the signal voltage and signal circuit are not tightly connected, the capacitance of the circuit will be reduced, so the inhibition of electric field will be weakened, thus increasing EMI; The same situation also exists for the current in the circuit, if the current is not connected with the return path; Good, it is bound to increase the inductance on the circuit, thus enhancing the magnetic field, and eventually leading to an increase in EMI. This fully shows that poor control of electric field usually leads to poor magnetic field suppression. The measures used to control the electromagnetic field in the circuit board are generally similar to those used to suppress the electromagnetic field in the IC package. Just like PCB design, IC package design will greatly affect EMI.
    A considerable part of the electromagnetic radiation in the circuit is caused by the voltage transient in the power bus. When the output stage of the sink sends: jump and drive the connected PCB line to the logic "high", the sink chip will absorb current from the power supply to provide the monthly energy required by the output stage. For the UHF current generated by the continuous conversion of IC, the roll removal network on the power bus daughter PCB ends at the output stage of the sink. If the signal rise time of the output stage is 1.0ns, the IC should absorb enough current from the power supply to drive the transmission line on the PCB within 1.0ns. The transient of the voltage on the power bus depends on the signal on the j line path of the power supply. Inductive, absorbed current and current transmission time. The voltage transient is defined by the formula, and L is the value of inductance on the current transmission path; Dj represents the change of current during the signal rise time interval; Dz represents the change of the transmission time (rise time of the signal) of the d stream.
    Since IC pins and internal circuits are part of the power bus, and the time to absorb current and output signal depends on the process technology of the sink to a certain extent, selecting a suitable sink can largely control the three elements mentioned in the above formula.


The role of package characteristics in emi control
    IC packaging usually includes a silicon chip, a small internal PCB, and a bonding pad. The silicon based chip is installed on a small 64PCB, and the connection between the silicon based chip and the bonding pad is realized through binding lines. In some packages, it can also be realized to directly connect the small PCB to realize the connection between the signal and power on the silicon based chip and the corresponding pins on the sink package, so that the external extension of the signal and power nodes on the silicon based chip is realized. Therefore, the transmission path of the power supply and signal of the sink includes the stuffing chip, the connection with the small PCB, the PCB routing, and the input and output pins of the sink package. The control of capacitance and home inductance (corresponding to electric field and magnetic field) largely depends on the design of the entire transmission path. Some design features will directly affect the capacitance and inductance of the entire IC chip package.
    First, look at the connection mode between the silicon chip and the internal small circuit board. Many sink chips use binding wires to connect the silicon chip to the internal small circuit board, which is a very thin 6t wire between the silicon chip and the internal small circuit board. This technology is widely used because the thermal expansion coefficient (CU) of the silicon chip and the internal small circuit board are similar. The chip itself is a silicon based device, and its thermal expansion coefficient is significantly different from that of typical PCB materials (such as epoxy resin). For example, if the electrical connection point of the silicon based chip is directly installed on the internal small PCB, after a relatively short period of time, the change of the internal temperature of the IC package will cause thermal expansion and cold contraction, and the connection in this way will become invalid due to fracture. The binding wire is a lead wire mode suitable for this special environment, which can withstand bending deformation under heavy load without being easy to break
    The problem with binding wire is that the increase of current loop area of each signal or power line will lead to the increase of inductance value. The excellent design to obtain low inductance value is to realize the direct connection between the silicon chip and the internal PCB, that is, the connection point of the silicon chip is directly connected to the bonding pad of the PCB. This requires the use of a special PCB based material, which should have a very low coefficient of thermal expansion. The selection of this material will lead to an increase in the overall cost of the sink chip, so chips using this process technology are not common. However, as long as the IC that directly connects the silicon chip with the carrier PCB exists and is feasible in the design scheme, such IC devices are a better choice.
    In general, in sink packaging design, reducing inductance and increasing capacitance between signal and corresponding loop or between power supply and ground are the primary considerations in the process of selecting integrated circuit chips. For example, small pitch surface mount and large pitch surface mount: compared with the process, the sink chip packaged by small pitch surface mount process should be preferred, and the IC chips packaged by these two types of surface mount processes are better than those packaged by via lead types. The sink chip of BGA package has the lowest lead inductance compared with any common package type. From the point of view of capacitance and inductance control, small packages and finer spacing usually represent an improvement in performance.
    An important feature of lead structure design is pin assignment. Since the value of inductance and capacitance depends on the proximity between signal or power supply and return path, enough return paths should be considered.
    Power pin and ground pin shall be distributed in pairs. Each power pin shall have corresponding ground pin adjacent to each other, and multiple power pin and ground pin pairs shall be distributed in this lead structure. These two features will greatly reduce the loop inductance between the power supply and the ground, help reduce the voltage transient on the power bus, and thus reduce the EAdI. Due to customary reasons, many foreign chips on the market do not fully follow the above design rules, but IC designers and manufacturers have a deep understanding of the advantages of this design method, so IC manufacturers pay more attention to power connection when designing and releasing new IC chips.
    Ideally, each signal pin needs to be assigned an adjacent signal return pin (such as a ground pin). This is not the case. Many IC manufacturers adopt other compromise methods. In BGA packaging, an effective design method is to set a signal return pin in the center of each group of eight signal pins. In this pin arrangement, the distance between each signal and the signal return path is only one pin. However, for square flat pack (QFP) or other gull wing (Gullw cut g) type ICs, it is unrealistic to place a signal return path in the center of the signal group. Even so, it must be ensured that a signal return pin is placed every 4 to 6 pins. It should be noted that different sink process technologies may use different signal return voltages. Some ICs use ground pins (such as TIL devices) as the return path of signals, while others use power pins (such as most ECI devices) as the return path of signals, while others use both power pins and ground pins (such as most CMoS devices) as the return path of signals. Therefore, the design engineer must be familiar with the IC chip logic series used in the design and understand their related work.
    The reasonable distribution of power and ground pins in IC chip can not only reduce EMI, but also greatly improve the ground bounce effect. When the device driving the transmission line attempts to pull down the transmission line to the logic low, the ground bounce reflection still maintains the transmission line above the logic low closed value level, and the ground bounce reflection may cause circuit failure or failure.
    Another important issue in IC packaging needs attention is the design of the internal PCB of the chip. The internal PCB is usually the largest component of the IC packaging. If strict control of capacitance and inductance can be achieved in the design of the internal PCB, the overall EMI performance of the system will be greatly improved. If this is a two-layer PCB, at least one side of the PCB is required to be a continuous ground plane layer, and the other side of the PCB is a wiring layer for power supply and signal. It is more ideal to have four layers of PCB board, the middle two layers are power supply and ground plane layers, and the outer two layers are used as signal wiring layers. Because the PCB inside the sink package is usually very thin, the design of the four layer board structure will lead to two wiring layers with high capacitance and low inductance, which is particularly suitable for power distribution and the input and output signals that need to be strictly controlled in and out of the package. The low impedance plane layer can greatly reduce the voltage transient of the power bus, thus greatly improving the EMI performance. This controlled signal line is not only conducive to reducing EMI, but also plays an important role in ensuring the integrity of inbound and outbound signals.




    Disclaimer: This article is transferred from other platforms and does not represent the views and positions of this site. If there is any infringement or objection, please contact us to delete it. thank you!
    矽源特科技ChipSourceTek