1. CST4169A General Descriptions

CST4169A series are 4-bits micro-controller which could play 4 channel melody or 4 channel ADPCM with PWM direct drive circuit. PWM resolution is 8/10/12 bits. They include a low cost, high performance CMOS micro-processor. The clock frequency of this up is typically 4.096/8.192 (±3%) MHz. This chip operates over a wide voltage range of 1.5V~5.5V. It contains program ROM (PROM) and data ROM (DROM) inside. The program ROM is 8K/16K words and data ROM size is 496K/480K bytes. The maximum working SRAM is (128+2) nibbles. It is provided with total 16 software programmable I/O ports, 4 output only ports and a 13 levels low voltage detector (LVD).

2. CST4169A Features

- Operating voltage: 1.5V to 5.5V
- MCU Operation frequency: 4.096/8.192 MHz
- Memory Size
 - ☐ Program ROM size: 8K/16K words OTP type
 - □ Data ROM size: 496K/480K bytes OTP type
 - □ SRAM size: 128*4 bits □ User register: 2*4 bits
- Wakeup function for power-down mode:
- HALT mode wakeup source: Port A, Port B, Port D and Port E can wake-up from HALT mode to NORMAL mode and executing wake-up sub-routine program.
- 16 input/output pins: Port A, Port B, Port D and Port E can be defined as input or output port bit by bit.
- □ PA3 is provided with 38KHz modulator
- □ 4 output only ports: Port C.
- Support four kinds of system RESET source:
 - □ Low voltage reset. (LVR = 1.5V)
 - □ Power on reset.
 - □ External reset pin (PB3 and PC3). (active low)
- Watch dog timer overflow One internal interrupt sources:
 - □ PWM interrupt.
- WDT
 - □ Watch dog timer, can enabled/disabled by option.
 - □ WDT period is 0.128 second.
- Audio output:
 - □ Support PWM mode.
 - □ Support 8/10/12 bits.
- Support option set for pull down resistor 1M, 50K Ohm, low voltage reset...etc.
- Oscillator fuse option ±3%, temperature & voltage compensation.
- Support security option (1 bit) for read inhibition.
- Support 13-levels LVD function.

3. CST4169A Packaging and Pads Information

3.1 Pads

| PAD Name | Туре | State After Reset | Description | | |
|-------------------|------|-------------------------|---|--|--|
| Reset, Power Inp | ut | | | | |
| VCC | Р | High | Power input. | | |
| VSS | Р | Low | Ground input. | | |
| General I/O ports | | | | | |
| PA3~PA0 | I/O | ZZZZ | Port A is a programmable input /output port. | | |
| PB3~PB0 | I/O | ZZZZ | Port B is a programmable input /output port. | | |
| | | | PB3 can be employed as reset pin according to the option. | | |
| PC3~PC0 | 0 | 0000 | Port C is an output port only. | | |
| | | | PC3 can be employed as reset pin according to the option. | | |
| PD3~PD0 | I/O | ZZZZ | Port D is a programmable input /output port. | | |
| PE3~PE0 | 1/0 | ZZZZ | Port E is a programmable input /output port. | | |
| Audio output pads | | | | | |
| PWMP | 0 | Low | Audio output PWM(+). | | |
| PWMN | 0 | Low | Audio output PWM(-). | | |

Table 1 Pad Description

3.2 Package

CST4169A provides SOP8, SOP16, SSOP24




Figure 1. Package




深圳市矽源特科技有限公司


ShenZhen ChipSoureTek Technology Co.,Ltd.

CST4169A OTP-type Speech IC

3.2.1 SOP8









| اه واسینځ | Dimensions I | n Millimeters | | |
|-------------|--------------|---------------|--|--|
| Symbol | Min | Mα× | | |
| Α | 1.35 | 1.75 ⁺ | | |
| * A1 | 0.10 | 0,23 | | |
| A2 | 1.30 | 1.50 | | |
| * b | 0.39 | 0.45 | | |
| C | 0.21 | 0.26 | | |
| D | 4.70 | 5.10 | | |
| E | 3.70 | 4.10 | | |
| * E1 | 5.80 | 6.20 | | |
| * e | 1.24 | 1.30 | | |
| * ↓L | 0.50 | 0,80 | | |
| * L1 | 0.99 | 1.10 | | |
| θ ب | 0. | 8° | | |

注:1.標注"*"尺寸爲測量尺寸↓

3.2.2 SOP16








| Sumbol | Dimensions I | n Millimeters | | |
|-----------|--------------|---------------|--|--|
| Symbol | Min | Max | | |
| А | | 1,75 | | |
| * A1 | 0.10 | 0.25 | | |
| A2 | 1.40 | 1.50 | | |
| А3 | 0.61 | 0.71 | | |
| * b | 0.39 | 0.45 | | |
| \subset | 0.21 | 0.26 | | |
| D | 9.70 | 10.10 | | |
| E | 3.70 | 4.10 | | |
| * E1 | 5,80 | 6.20 | | |
| * € | 1.24 | 1.30 | | |
| * _ | 0.60 | 0.80 | | |
| * L1 | 0.99 | 1.10 | | |
| θ | 0° | 8° | | |

注1.标注"*"尺寸为测量尺寸。



3.2.3 SSOP24



3.3 Block Diagram




Figure 2. Block diagram



4. CST4169A ELECTRICAL CHARACTERISTICS

4.1 Absolute Maximum Ratings

| Parameters | Symbol | Value | Unit |
|-----------------------------|--------|-----------------|------------------------|
| DC Supply Voltage | Vcc | -0.5 to 6.0 | V |
| Input Voltage | Vin | -0.5 to Vcc+0.5 | V |
| Operating Temperature Range | Та | 0 to +75 | $^{\circ}\!\mathbb{C}$ |
| Storage Temperature Range | Tstg | -25 to +85 | $^{\circ}\!\mathbb{C}$ |

Table 2 Absolute Maximum Ratings

4.2 AC Characteristics

VCC=3.0V, Ta=25[°]C unless otherwise noted.

| Parameters | Symbol | Minimum | Typical | Maximum |
|-------------------------------------|--------|----------|----------|----------|
| Operating Frequency(RC Oscillator) | Fsys1 | 3.973MHz | 4.096MHz | 4.21MHz |
| Operating Frequency(RC Oscillator) | Fsys2 | 7.946MHz | 8.192MHz | 8.437MHz |
| RC reset time-constant | Trrc | - | 10 us | - |
| Data ROM data ready time | Tdrr | - | 1 | 2/Fsys |

Table 3 AC Characteristics

4.3 DC Characteristics

VCC=3.0V. Ta=25°C unless otherwise noted

| /CC=3.0V, Ta=25°C unless otherw | | | | | |
|--|--------|----------|----------|---------|--|
| Parameters | Symbol | Minimum | Typical | Maximum | Condition |
| Power supply range | Vcc | 1.5 V | - | 5.5 V | |
| OTP Programming Power | Vpp | 9.5 V | 10 V | 10.5 V | VCC = 4.8V |
| Supply current @VCC=5V | lop1 | | 1.3mA | | System clock 4.096MHz |
| Supply current @VCC=5V | lop2 | | 2.0mA | | System clock 8.192MHz |
| Stand-by Current | Іѕтву | | 2.4uA | | VCC=5.0V, MCU halt System clock off |
| Input high voltage | Vih1 | | 0.6 VCC | | Register SCHMIT=0 |
| Input low voltage | Vil2 | | 0.56 VCC | | |
| Schmitt trigger Input high voltage | Vih2 | | 0.64 VCC | | Register SCHMIT=1 |
| Schmitt trigger Input low voltage | Vil2 | | 0.35 VCC | | |
| Input leakage current | llk | | 0.1 uA | | |
| Output high voltage | Voh | 0.95 VCC | | | no load |
| Output low voltage | Vol | | | 0.05 V | no load |
| Output high current | loh0 | | 24mA | | Vout=2.0 |
| Output low current | lol0 | | 28mA | | Vout=1.0 |
| PWM output load | | - | | 8 ohm | Speaker impedance |
| Pull up resistor of PB3,PC3 | Rrst | - | 63K Ohm | - | Reset pin option enabled |
| Pull-down resistance 50K of PA,PB,PD,PE | Rpd1 | - | 53K Ohm | - | |
| Pull-down resistance 1M of PA,PB,PD,PE | Rpd2 | | 1M Ohm | | |
| Threshold voltage of low voltage reset circuit | Vlvr1 | | 1.5V | | MCU run 4.096MHz |
| Threshold voltage of low voltage reset circuit | Vlvr2 | | 1.8V | | MCU run 8.192MHz |

Table 4 DC Characteristics

5. CST4169A FUNCTIONAL DESCRIPTION

This chapter describes the function of MCU.

5.1 Program ROM (PROM)

The PROM is an OTP (One Time Programmable) type memory. The PROM is 8K*12-bits(0000H ~ 1FFFH) or 16K*12-bits(0000H ~ 3FFFH) which stores execution program. The last 256 location of effective PROM is reserved area, the user shall not use this area in any case. Assembler shall check user program on this limit. Hardware does not need to check this restriction.

In order to reserved unused area of PROM. These regions maybe use in the future. There is one option "OTPREV" for this purpose. If all unused area of PROM wanted to fill with "0xFFF", the option "OTPREV" on IDE tool must be enabled. Otherwise, they will fill with "0x000".

PROM=8K

| • | | |
|---|-----------------|----------------------|
| | PROM address | Function description |
| | 0x000 ~ 0x001 | Reset |
| | 0x004 ~ 0x005 | Wake-up |
| | 0x008 ~ 0x009 | Interrupt |
| | 0x00A ~ 0x1EFF | User code |
| | 0x1F00 ~ 0x1FFF | Reserved area |

Table 5 Memory Map of PROM 8K

PROM=16K

| PROM address | Function description |
|-----------------|----------------------|
| 0x0000 ~ 0x0001 | Reset |
| 0x0004 ~ 0x0005 | Wake-up |
| 0x0008 ~ 0x0009 | Interrupt |
| 0x0009 ~ 0x3EFF | User area |
| 0x3F00 ~ 0x3FFF | Reserved area |

Table 6 Memory Map of PROM

5.2 Data ROM (DROM)

The DROM is an OTP (One Time Programmable) type memory. It stores the 8-bits wide data for ADPCM or melody data ...etc. There are two types DROM density 496K/480K bytes shown in below table by option. The last 64 location is a reserved area. The user shall not use this area in any case. Assembler shall check user data ROM on this limit. Hardware does not need to check this restriction. If 8K PROM is selected, the maximum DROM is 496K bytes. If 16K PROM is selected, the maximum DROM is 480K bytes.

PROM=8K DROM=496K bytes

| TROM OR, BIROW TOOK B | <i>y</i> 188 |
|-----------------------|---|
| DROM address (DMA) | Function description |
| 0x00000 ~ 0x000FF | User area |
| 0x00100 ~ 0x001FF | User area |
| 0x00200 ~ 0x002FF | User area |
| | |
| 0x7BFB0 ~ 0x7BFBF | User area (Max. size of CST4169A) |
| 0x7BFC0 ~ 0x7BFFF | System area, last 64 location(don't use it) |

Table 7 Memory Map of DROM 248K bytes

PROM=16K, DROM=480K bytes

| DROM address (DMA) | Function description | | |
|--------------------|----------------------|--|--|
| 0x00000 ~ 0x000FF | User area | | |



| 0x00100 ~ 0x001FF | User area |
|-------------------|---|
| 0x00200 ~ 0x002FF | User area |
| | |
| 0x77FB0 ~ 0x77FBF | User area (Max. size of CST4169A) |
| 0x77FC0 ~ 0x77FFF | System area, last 64 location(don't use it) |

Table 8 Memory Map of DROM 240K bytes

DROM is addressed by four registers DMA4, DMA3, DMA2, DMA1 and DMA0. After these registers are specified by software, the data need enough delay time, Tdrr in the table of "AC Characteristics". After this delay time, the data can be read from data register (DMDL & DMDH). Ex:

LD (DMA0), A

LD (DMA4), A ; Set DMA0~4

LD A, (DMDL); Read low nibble data from DROM, address as DMA4~0. LD A, (DMDH); Read high nibble data from DROM, address as DMA4~0.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|--------|------|-------------|-------|--------|--------|--------|--------|--|
| DMA0 | 18H | R/W | XXXX | DMA0.3 | DMA0.2 | DMA0.1 | DMA0.0 | DMA0~3, four register built a 16-bits addressing |
| DMA1 | 19H | R/W | XXXX | DMA1.3 | DMA1.2 | DMA1.1 | DMA1.0 | space for read DROM 8-bits data. |
| DMA2 | 1AH | R/W | XXXX | DMA2.3 | DMA2.2 | DMA2.1 | DMA2.0 | DMA0 is lowest nibble, DMA4 is highest nibble of |
| DMA3 | 1BH | R/W | XXXX | DMA3.3 | DMA3.2 | DMA3.1 | DMA3.0 | DROM address. |
| DMDL | 1CH | R/W | xxxx | DMDL.3 | DMDL.2 | DMDL.1 | DMDL.0 | Low nibble of DROM data read from this address. |
| DMDH | 1DH | R/W | xxxx | DMDH.3 | DMDH.2 | DMDH.1 | | High nibble of DROM data read from this address. Write this register means reset watch dog timer if this timer is enabled by option. |
| DMA4 | 1EH | R/W | XXXX | DMA4.3 | DMA4.2 | DMA4.1 | DMA4.0 | DMA4 is highest nibble of DROM address |

Table 9 SFRs about DROM

5.3 SRAM and Special Function Register

5.3.1 **SRAM**

There are 128 nibbles SRAM in this chip. The SRAM and I/O memory map is divided into four pages by setting MAH register (2-bit wide). The initial value of MAH is unknown and must be defined by instructions "LDMAH" before you utilize SRAM. The extra 2 SRAM nibbles in the specifications and hardware manuals of relative mask ROM products are not SRAM in fact. They are USER1 and USER2 of SFRs.

| | Direct Add | Iressing | SRAM MAP |
|---|------------|----------|---|
| | MAH=XH | 00H~1FH | SFR(special function register) register |
| 4 | MAH=0H | 20H~3FH | |
| | MAH=1H | 20H~3FH | USER SRAM 128x4 |
| | MAH=2H | 20H~3FH | USER SRAIVI 120X4 |
| | MAH=3H | 20H~3FH | |

Table 10 Memory Map of SFRs

The first 32-nibble, 00H ~ 1FH, are defined as a common block. Some I/O and user register is arranged in this common block for easy data operations. The other regions, 20H~3FH, are employed as SRAM. The user must notice that the initial content of SRAM is unknown.



5.3.2 Special Function Registers

The special function register consists of common I/O and other special register. A special function register supports LD/ADC/SBC/OR/AND/XOR/INC/DEC/RLC/RRC/CMP/ADR operation. Bit set/clear can only be operated on the address range from 00H to 0FH, except indirect operation is used. The following table describes all of the SFRs.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|----------|------|-------------|-------|----------|----------|----------|----------|--|
| STATUS | 00H | R/W | 00xx | reserved | PWFG | CF | ZF | Status Register PWFG: PWM interrupt flag. CF: Carry flag. ZF: Zero flag. |
| IOC_PCE | 01H | R/W | 0000 | IOC_CE3 | IOC_CE2 | IOC_CE1 | IOC_CE0 | Port E0~E3 input/output direction control "1" = output, "0" = input of related PE bit. |
| IOC_PA | 02H | R/W | 0000 | IOCA3 | IOCA2 | IOCA1 | IOCA0 | Port A0~A3 input/output direction control "1" = output, "0" = input of related PA bit. |
| DATA_PA | 03H | R/W | XXXX | DPA3 | DPA2 | DPA1 | DPA0 | Read from Port A input port and write to output port. |
| DATA_PC | 04H | R/W | 0000 | DPC3 | DPC2 | DPC1 | DPC0 | Port C is output port only. Write data to Port C output port. |
| IOC_PB | 05H | R/W | 0000 | IOCB3 | IOCB2 | IOCB1 | IOCB0 | Port B0~B3 input/output direction control "1" = output, "0" = input of related PB bit. |
| DATA_PB | 06H | R/W | xxxx | DPB3 | DPB2 | DPB1 | DPB0 | Read from Port B input port and write to output port. |
| USER1 | 07H | R/W | XXXX | USER1.3 | USER1.2 | USER1.1 | USER1.0 | General purpose user register. |
| AUD_DLL | 08H | W | xxxx | AUD_DLL3 | AUD_DLL2 | AUD_DLL1 | AUD_DLL0 | AUD_DLL[3:2]: The bit1~0 of 10-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 10-bits PWM if option PWM10 is 1 and PWM12 is 0. AUD_DLL[3:0]: The bit3~0 of 12-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 12-bits PWM if option PWM12 is 1. |
| PWM_CTRL | 09H | R/W | x0 | reserved | reserved | ENINT | ENPWM | ENPWM: "1" Enable PWM, "0" Disable PWM. ENINT: Enable global interrupt. |
| AUD_DL | 0АН | W | xxxx | AUD_DL3 | AUD_DL2 | AUD_DL1 | AUD_DL0 | AUD_DL[3:0]: The low nibble of 8-bits PWM. The bit5~2 of 10-bits PWM. The bit7~4 of 12-bits PWM. |
| AUD_DH | ОВН | W | xxxx | AUD_DH3 | AUD_DH2 | AUD_DH1 | AUD_DH0 | AUD_DH[3:0]: The high nibble of 8 bits PWM. The bit9~6 of 10 bits PWM. The bit11~8 of 12 bits PWM. Note: AUD_DH3 is sign bit, "0" means positive. |
| IOC_PD | 0CH | R/W | 0000 | IOCD3 | IOCD2 | IOCD1 | IOCD0 | Port D0~D3 input/output direction control "1" = output, "0" = input of related PD bit. |
| DATA_PD | 0DH | R/W | XXXX | DPD3 | DPD2 | DPD1 | DPD0 | Read from Port D input port and write to output port. |
| DATA_PE | 0EH | R/W | xxxx | DPE3 | DPE2 | DPE1 | DPE0 | Read from Port E input port and write to output port. |
| USER2 | 0FH | R/W | XXXX | USER2.3 | USER2.2 | USER2.1 | USER2.0 | General purpose user register. |
| Reserved | 10H | | XXXX | - | - | - | - | Reserved |
| CNTI | 11H | R/W | 0000 | x | SCHMIT | S2S | х | S2S: PWM input Data format 1: 2's format 0: sign SCHMIT: PA0~PA3 Schmitt trigger input SCHMIT=0 Schmitt trigger input disabled (default) SCHMIT=1 Schmitt trigger input enabled |

| Reserved | 12H | - | xxxx | - | - | - | - | Reserved |
|----------|-------------|-----|------|--------|--------|-----------------|--------|--|
| LVD_CTRL | 13H | R/W | 0000 | х | x | LVD_FLAG (R) | LVDEN | LVD_FLAG: (Read only) The flag output of LVD '0'= indicate VCC lower than the LVD voltage which is selected by LVD register. '0'= indicate VCC higher than the LVD voltage which is selected by option LVDEN: '1'=Enable LVD function, '0'=Disable LVD function. |
| LVDS | 14H | R/W | 1111 | LVDS3 | LVDS2 | LVDS1 | LVDS0 | Select LVD detection voltage level. 0111=X, 0110=X, 0101=X, 0100=3.8V, 0011=3.7V, 0010=3.6V, 0001=3.3V, 0000=3.0V, 1111=2.8V, 1110=2.7V, 1101=2.4V, 1100=2.2V, 1011=2.0V, 1010=1.8V, 1001=1.7V, 1000=1.6V |
| Reserved | 15H~ 17H | - | xxxx | - | - | | - | Reserved |
| DMA0 | 18H | R/W | XXXX | DMA0.3 | DMA0.2 | DMA0.1 | DMA0.0 | DMA0~3, four register built a 16-bits addressing |
| DMA1 | 19H | R/W | XXXX | DMA1.3 | DMA1.2 | DMA1.1 | DMA1.0 | space for read DROM 8-bits data, DMA0 is |
| DMA2 | 1AH | R/W | XXXX | DMA2.3 | DMA2.2 | DMA2.1 | DMA2.0 | lowest nibble, DMA4 is highest nibble of DROM |
| DMA3 | 1BH | R/W | XXXX | DMA3.3 | DMA3.2 | DMA3.1 | DMA3.0 | address. |
| DMDL | 1CH | R/W | xxxx | DMDL.3 | DMDL.2 | DMDL.1 | DMDL.0 | Low nibble of DROM data read from this address. |
| DMDH | 1DH | R/W | xxxx | DMDH.3 | DMDH.2 | DMDH.1 | DMDH.0 | High nibble of DROM data read from this address. Writing this register means reset watch dog timer if this timer is enabled by option. |
| DMA4 | 1EH | R/W | XXXX | DMA4.3 | DMA4.2 | DMA4.1 | DMA4.0 | DMA4 is highest nibble of DROM address |
| Reserved | 1FH | - | XXXX | | - | - | - | Reserved |

Table 11 All of the Special Function Registers

5.4 Interrupt Vector Address

| Vector | Address |
|--------|---------|
| RESET | 00H |
| WAKEUP | 04H |
| INT | 08H |

Table 12 Interrupt Vectors

5.5 Interrupt Controller

There is only one interrupt entry point in this chip. Normally interrupt period is 32768Hz. Program will jump to address 0x008 when an interrupt occurs.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|----------|------|-------------|-------|----------|----------|-------|-------|---|
| STATUS | 00Н | R/W | 00xx | reserved | PWFG | CF | ZF | Status Register PWFG: PWM interrupt flag. CF: Carry flag. ZF: Zero flag. |
| PWM_CTRL | 09H | R/W | x0 | reserved | reserved | ENINT | ENPWM | ENPWM: "1" Enable PWM, "0" Disable PWM. ENINT: Enable global interrupt. |

Table 13 SFRs about Interrupt

If the global interrupt enable bit (INTEN) is high and interrupt request (PWFG=1) occurred, then interrupt will be accepted on next clock. On that instant, current (next) program counter, PCDH, MAH and C/Z will be



stored in special hardware registers, and program counter will be loaded with entry address of that interrupt. All these are done in one clock. Interrupt enable bit will be cleared too. As long as program enters interrupt service, interrupt enable bit is cleared. It's no need to clear interrupt enable flag in interrupt routine. But hardware will not clear interrupt request flag (PWFG). Software is required to clear it.

When interrupt service routine is done, an RETI shall be executed. This instruction will restore stored program counter, PCDH, MAH and C/Z, will set interrupt enable bit=1 also. (Note that RETI is different from RETS.) Interrupt request can be accepted only when enable bit be set. Note that only one level of INT routine can be used.

5.6 Clock Operation

There are two operation modes in this chip. The state diagram of three MCU operation modes is shown below:

- NORMAL Mode: In normal mode, system clock oscillator is running, and MCU clock source is come from main oscillator. In NORMAL mode, MCU will go to halt mode after HALT instruction executed.
- **2. HALT Mode**: In HALT mode, the MCU clock stops, users can't change the operation mode when in halt mode. It will go back to NORMAL mode (Program counter=0x004) when I/O wakeup or reset occurred. Please refer to the section of Halt Mode & Wake up for the detailed HALT mode description.




Figure 3 Clock Operation Mode

5.7 Halt Mode & Wake up

The MCU is changed into HALT mode (program counter and system clock stop) when HALT instruction executed. It provides a power saving mode for those applications requiring a very low stand-by current. The PA[3:0] are supporting the wake-up function when rising edge occurred.

The program counter will be 0x004 when HALT instruction executed immediately, then program counter will go to next address after 122us(8MHz) or 245us(4MHz) stable time when wake up condition occurred. Reset signal will release HALT state and execute reset procedure because reset is first priority when in HALT mode, so program counter will from 0x004 to 0x000, program counter goes to next address after 122us(8MHz) or 245us(4MHz) stable time. Furthermore, the SRAM will keep their previous data without changing in this mode.

5.8 Watch Dog Timer Reset (WDT)

The Watch Dog Timer (WDT) is used to reset whole chip when detect unexpected execution sequence caused by accident condition, avoiding dead lock of MCU program. WDT will be reset when wake up from

halt, after reset or software clears it. The watch dog timer is a simple counter. It has a fixed length of 0.128 second.

Software must run a "clear watch dog timer" (write to DMDH) instruction before this timer time out when WDT enabled. It will generate a reset signal to reset whole system when WDT over flow. Assembler will check user program about the "reset watch dog" instructions. If more than one "reset watch dog" is found in program, assembler will generate a warning (program code will still be generated). "HALT" instruction will reset watch dog timer. The reset watch dog timer sequence is strongly recommended as:

WATCHDOG:

LD (1DH), A

5.9 Low Voltage Detect (LVD)

The low voltage detection (LVD) function is used to detect whole chip power supply VCC. CST4169A support 16-level LVDS[3:0] to selected detect voltage level, the detected voltage range is from 1.6V to 3.8v.

There have one control register LVDEN used to enable/disable the low voltage detect function. The flag signal LVD_FLAG is used to check the power supply VCC upper or under than low voltage detect level, when VCC upper than LVD level, the flag LVD_FLAG value is low; otherwise, the flag LVD_FALG value is high when VCC under than VCC.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|----------|------|-------------|-------|-------|-------|-----------------|-------|--|
| LVD_CTRL | 13H | R/W | 0000 | × | x | LVD_FLAG (R) | LVDEN | LVD_FLAG: (Read only) The flag output of LVD '0'= indicate VCC lower than the LVD voltage which is selected by LVD register. '0'= indicate VCC higher than the LVD voltage which is selected by option LVDEN: '1'=Enable LVD function, '0'=Disable LVD function. |
| LVDS | 14H | R/W | 1111 | LVDS3 | LVDS2 | LVDS1 | LVDS0 | Select LVD detection voltage level. 1111=X, 1110=X, 1101=X, 1100=3.8V, 1011=3.7V, 1010=3.6V, 1001=3.3V, 1000=3.0V, 0111=2.8V, 0110=2.7V, 0101=2.4V, 0100=2.2V, 0011=2.0V, 0010=1.8V, 0001=1.7V, 0000=1.6V |

Table 34 LVD control registers

5.10 8/10/12 Bits PWM

There are three optional PWM output resolutions. One is 8-bits output, the sec. is 10-bits output, and the other is 12-bits output. The highest of input data is signed bit: '0' represents positive, '1' represents negative.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|---------|------|-------------|-------|----------|----------|----------|----------|--|
| STATUS | 00Н | R/W | 00xx | reserved | PWFG | CF | ZF | Status Register PWFG: PWM interrupt flag. CF: Carry flag. ZF: Zero flag. |
| AUD_DLL | 08H | W | xxxx | AUD_DLL3 | AUD_DLL2 | AUD_DLL1 | AUD_DLL0 | AUD_DLL[3:2]: The bit1~0 of 10-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 10-bits PWM if option PWM10 is 1 and PWM12 is 0. AUD_DLL[3:0]: |

| | | | | | | | | The bit3~0 of 12-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 12-bits PWM if option PWM12 is 1. |
|----------|-----|-----|------|----------|----------|---------|---------|---|
| PWM_CTRL | 09H | R/W | x0 | reserved | reserved | ENINT | I FNPWM | ENPWM: "1" Enable PWM, "0" Disable PWM. ENINT: Enable global interrupt. |
| AUD_DL | 0АН | W | XXXX | AUD_DL3 | AUD_DL2 | AUD_DL1 | AUD_DL0 | AUD_DL[3:0]: The low nibble of 8-bits PWM. The bit5~2 of 10-bits PWM. The bit7~4 of 12-bits PWM. |
| AUD_DH | 0BH | W | xxxx | AUD_DH3 | AUD_DH2 | AUD_DH1 | AUD_DH0 | AUD_DH[3:0]: The high nibble of 8 bits PWM. The bit9~6 of 10 bits PWM. The bit11~8 of 12 bits PWM. Note: AUD_DH3 is sign bit, "0" means positive. |

Table 15 SFRs about the operation of PWM

5.10.1 8-Bits PWM

This PWM is 8-bits output resolution. An interrupt request happened when a PWM cycle completed.

The MSB of AUD_DH is signed bit, '0' for positive, '1' for negative. PWM output frequency (sample rate) is fixed at 32KHz. PWM data registers are AUD_DL, AUD_DH. The AUL_DL is low nibble (D3 \sim D0). AUD_DH is high nibble (D7 \sim D4). D7 is the signed bit and D6 \sim D0 is the length (clock number) of output active pulse. Software should write AUD_DL and AUD_DH before enable PWM.

When an interrupt request happened, PWM interrupt flag bit PWFG of STATUS register will be "1". The PWM will load previously-written-data into actual conversion port on end of a PWM code output. So program can write data into PWM data store safely at beginning of an interrupt service routine. (A PWM interrupt means PWM data loaded, next data is expected). This timing shall be controlled carefully such that data writing in the beginning of interrupt service routine is safe. If data is not changed during a conversion, previous data will be used.

This PWM output can drive 8 ohm speaker. PWM can be enabled or disabled by setting/clearing ENPWM of PWM_CTRL. When disabled, the PWMP, PWMN pins are all '0'. "HALT" instruction will disable PWM (clear ENPWM of PWM CTRL) and the PWMP and PWMN pins will be tri-state.

5.10.2 10-Bits PWM

The frequency of PWM clock is fixed at 32 KHz if 10-bits PWM mode is selected by option. The 10-bits PWM data (AUD_DH[3:0], AUD_DL[3:0], AUD_DLL[3:2]) are consist of AUD_DH, AUD_DL, AUD_DLL three registers shown above. The data rage is 0 ~511. Software should write these registers before PWM is enabled. The other features of 10-bits PWM is the same as 8-bits PWM.


5.10.3 12-Bits PWM

The frequency of PWM clock is fixed at 32 KHz if 12-bits PWM mode is selected by option "PWM12S". The 12-bits PWM data (AUD_DH[3:0], AUD_DL[3:0], AUD_DLL[3:0]) are consist of AUD_DH, AUD_DL, AUD_DLL three registers shown above. The data rage is 0 ~ 2047. Software should write these registers before PWM is enabled. The other features of 12-bits PWM is the same as 8-bits PWM.

Note: To avoid sound "Bo", please reference application note on web site.



5.11 Reset Function



The system reset is come from four signals which are **Power on reset**, **Low voltage reset(LVR)**, **External RESETB pin** and **WDT overflow reset**.

PB3 and PC3 RESET pin can be provided to reset this chip by RESET pin option. This pin has built-in 60K Ohm pull up resistor. For normal operation of this chip, a good reset is needed. The operation frequency of MCU will go back to normal mode when reset occurred in HALT mode.

5.12 System Clock Oscillator

This chip MCU is typically operated on 4.096MHz or 8.192MHz by option, It is generated from internal RC oscillator 32MHz.

5.13 I/O Ports

There is one I/O port PA3~PA0, whose input/output direction are defined by IOC_PA. The wake-up functions of PA3~PA0 are enabled or disabled by option. All I/O ports provides rising or falling edge wake up function. This double edge wake up function can be enabled by "BIWK" option. Their 1M/50K Ohm pull down resistors are optional.

5.13.1 Port PA (input/output)

The Port A is 4-bits bidirectional I/O port. Their directions can be defined by IOC_PA bit by bit. The following table describe the SFRs associated with Port A.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|---------|------|-------------|-------|-------|-------|-------|----------|--|
| IOC_PA | 02H | R/W | 0000 | IOCA3 | IOCA2 | IOCA1 | IOCA0 | Port A0~A3 input/output direction control "1" = output, "0" = input of related PA bit. |
| DATA_PA | 03H | R/W | xxxx | DPA3 | DPA2 | DPA1 | 1 1)PA() | Read from Port A input port and write to output port. |

Table 16 SFRs of Ports PA

In output mode, the data can be written out to external pin, and reading this output port will read the data internal latch. Pull-down resistor will be disabled when output mode is selected.

In input mode, Port A data can be read from external pin, and they are attached with 1M/50K Ohm pull-down resistor or not according to the options.

In addition, each pin of Port A also can be accompanied with wake-up function according to the options. In HALT mode, if some bits of Port A are accompanied with wake-up function, any rising edge occurred on that pin will wake up system and turn on oscillator, and the program counter of MCU will jump to the address 0x004. This device will start to execute the wake-up sub-routing.

"F38K" option. If F38K option is enabled, I/O port PA3 will output 38KHz clock signal when PA3 is configured as output port and DATA_PA bit-3 = 1. PA3 output low when PA3 is configured as output port and DATA_PA bit-3 = 0.

Notice: The PA3 output pad will be forced to low state automatically by hardware control when in halt mode for avoid external IR LED destroyed. Besides, the F38K option disabled, PA3 is a normal I/O port.

Schmitt trigger input buffers

The Port A, Port B, Port D and Port E pins have Schmitt trigger input buffers. All 16 pins can be configured as Schmitt trigger or normal input selected by register SCHMIT bit..

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|--------|------|-------------|-------|----|--------|-----|----|---|
| CNTI | 11H | R/W | 0000 | x | SCHMIT | S2S | x | S2S: PWM input Data format 1: 2's format 0: sign SCHMIT: PA0~PA3 Schmitt trigger input SCHMIT=0 Schmitt trigger input disabled (default) SCHMIT=1 Schmitt trigger input enabled |

Table 17 SFRs of CNTI register

5.13.2 Port PB (input/output)

The Port B is 4-bit bidirectional I/O port. Their directions can be defined by IOC PB bit by bit.

The following table describe the SFRs associated with Port B.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|---------|------|-------------|-------|-------|-------|-------|-------|--|
| IOC_PB | 05H | R/W | 0000 | IOCB3 | IOCB2 | IOCB1 | IOCB0 | Port B0~B3 input/output direction control "1" = output, "0" = input of related PB bit. |
| DATA_PB | 06H | R/W | xxxx | DPB3 | DPB2 | DPB1 | DPBO | Read from Port B input port and write to output port. |

Table 18 SFRs of Ports PB

In output mode, the data can be written out to external pin, and reading this output port will read the data internal latch. Pull-down resistor will be disabled when output mode is selected.

In input mode, Port B data can be read from external pin, and they are attached with 1M/50K Ohm pull-down resistor or not according to the options.

In addition, each pin of Port B also can be accompanied with wake-up function according to the options.

In HALT mode, if some bits of Port B are accompanied with wake-up function, any rising edge occurred on that pin will wake-up system and turn on oscillator, and the program counter of MCU will jump to the address \$004H. This device will start to execute the wake-up sub-routing.

5.13.3 Port PC (output)

The Port C is 4-bits output only port.

The following table describe the SFRs associated with Port C.

| • | THE TOTIONNING | giable | accoi | 100 1110 | 01110 | ooodat | Ja Witii | | |
|---|----------------|--------|-------------|----------|-------|--------|----------|----|--|
| | Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
| | DATA_PC | 04H | R/W | 0000 | DPC3 | DPC2 | DPC1 | | Port C is output port only. Write to Port C output port. |

Table 19 SFR of Port PC

5.13.4 Port PD (input/output)

Whether all 4-bits of the Port D are input or output ports depends on IOC_PD control register. They are accompanied with 1M/50K Ohm pull-down resistor or not according to the options if they are in the input mode.

The following table describe the SFRs associated with Port D.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|---------|------|-------------|-------|-------|-------|-------|--------|--|
| IOC_PD | 0CH | R/W | 0000 | IOCD3 | IOCD2 | IOCD1 | IOCD0 | Port D0~D3 input/output direction control "1" = output, "0" = input of related PD bit. |
| DATA_PD | 0DH | R/W | xxxx | DPD3 | DPD2 | DPD1 | 1 0200 | Read from Port D input port and write to output port. |

Table 20 SFRs of Port PD

5.13.5 Port PE (input/output)

Whether all 4-bits of the Port E are input or output ports depends on IOC_PE control register. They are accompanied with 1M/50K Ohm pull-down resistor or not according to the options if they are in the input mode.


The following table describe the SFRs associated with Port E.

| Symbol | Addr | R/W type | Reset | D3 | D2 | D1 | D0 | Description |
|---------|------|-------------|-------|-------|-------|-------|-------|--|
| IOC_PE | 01H | R/W | 0000 | IOCE3 | IOCE2 | IOCE1 | IOCE0 | Port E0~E3 input/output direction control "1" = output, "0" = input of related PE bit. |
| DATA_PE | 0EH | R/W | xxxx | DPE3 | DPE2 | DPE1 | DPEO | Read from Port E input port and write to output port. |

Table 21 SFRs of Port PE



6. CST4169A The Application Circuit



Note: Substrate must be connected to VSS.

Figure 5. PWM Applications circuit

Notice:

- 1. Regarding recording or remote car applications, please reference application note on web site.
- 2. C1: 47 uF ~ 100 uF(depends on applications), C2: 0.1 uF

7. CST4169A Option Registers table

| Option name | Function Description |
|-------------|---|
| WAKEBA | Wake-up enable for PA3~PA0 respectively |
| WAKEBB | Wake-up enable for PB3~PB0 respectively |
| WAKEBD | Wake-up enable for PD3~PD0 respectively |
| WAKEBE | Wake up enable for PE3~PE0 respectively |
| PD50KPA | 50K Ohm pull down resistor for PA3~PA0 respectively |
| PD50KPB | 50K Ohm pull down resistor for PB3~PB0 respectively |
| PD50KPD | 50K Ohm pull down resistor for PD3~PD0 respectively |
| PD50KPE | 50K Ohm pull down resistor for PE3~PE0 respectively |
| PD1MPA | 1M Ohm pull down resistor for PA3~PA0 respectively |
| PD1MPB | 1M Ohm pull down resistor for PB3~PB0 respectively |
| PD1MPD | 1M Ohm pull down resistor for PD3~PD0 respectively |
| PD1MPE | 1M Ohm pull down resistor for PE3~PE0 respectively |
| RSTBPB3 | PB3 or External RESET pin selection |
| RSTBPC3 | PC3 or External RESET pin selection |
| WDGENB | Watch dog timer |
| HALTENB | HALT mode control |
| PWM12S | PWM 12 bit select |

| PWM10S | PWM 10/8 bit select |
|------------|-----------------------------|
| OTPLOCK | Security control |
| F38K | PA3 38KHz output |
| BIWK | Bi-directional wake up |
| PROM8K/16K | PROM density selection |
| HZ8MEN | MCU run 4MHz/8MHz selection |

Table 22 Option table

8. CST4169A The Revision History

| Version | Description | Page | Date |
|---------|-------------|------|------------|
| 1.0 | Established | | 2024-04-15 |

Table 23 Revision History